Not registered as user
Name:Jiaxin Liu
Affiliation:Tsinghua University
Contributions
2026
HPCA
- TEMP: A Memory Efficient Physical-aware Tensor Partition-Mapping Framework on Wafer-scale Chips
- FACE: Fully PD Overlapped Scheduling and Multi-Level Architecture Co-Exploration on Wafer
- ReThermal: Co-Design of Thermal-Aware Static and Dynamic Scheduling for LLM Training on Liquid-Cooled Wafer-Scale Chips
- MoEntwine: Unleashing the Potential of Wafer-scale Chips for Large-scale Expert Parallel Inference
Using general profile